Architectures and algorithms for synthesizable embedded programmable logic cores