FPGA 2003 - PDF Preprint Papers

FPGA 2003 International ACM Symposium on Field-Programmable Gate Arrays

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FPGA-2003 Paper

click to vote

FPGA
2003
ACM

167views FPGA» more FPGA 2003»

A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS technology

14 years 6 months ago

Download www.eecs.usma.edu

This paper presents a new power saving, high speed FPGA design enhancing a previous SiGe CML FPGA based on the Xilinx 6200 FPGA. The design aims at having a higher performance but...

Jong-Ru Guo, Chao You, Kuan Zhou, Bryan S. Goda, R...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	167	A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS technology	claim
2	161	Implementation of BEE: a real-time large-scale hardware emulation engine	claim
3	156	Architectures and algorithms for synthesizable embedded programmable logic cores	claim
4	154	Parallel placement for field-programmable gate arrays	claim
5	138	Automatic transistor and physical design of FPGA tiles from an architectural specification	claim
6	137	Customized regular channel design in FPGAs	claim
7	137	Design of FPGA interconnect for multilevel metalization	claim
8	125	I/O placement for FPGAs with multiple I/O standards	claim
9	123	Wire type assignment for FPGA routing	claim
10	120	Architecture evaluation for power-efficient FPGAs	claim
11	117	Reducing pin and area overhead in fault-tolerant FPGA-based designs	claim
12	117	PipeRoute: a pipelining-aware router for FPGAs	claim
13	116	Hardware-assisted simulated annealing with application for fast FPGA placement	claim
14	89	FPGA-based design of an evolutionary controller for collision-free robot navigation	claim
15	88	Synthetic circuit generation using clustering and iteration	claim
16	88	High-level modeling and FPGA prototyping of microprocessors	claim
17	82	Post-placement C-slow retiming for the xilinx virtex FPGA	claim
18	77	Stochastic, spatial routing for hypergraphs, trees, and meshes	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers