Area-efficient instruction set synthesis for reconfigurable system-on-chip designs