Automatic Extraction of Non-Iterated System Behavior from Verilog Specifications