Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs