ISQED 2007 - PDF Preprint Papers

ISQED 2007 International Symposium on Quality Electronic Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISQED-2007 Paper

click to vote

ISQED
2007
IEEE

372views Hardware» more ISQED 2007»

From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit

14 years 5 months ago

Download www.ece.cmu.edu

Problems in computational finance share many of the characteristics that challenge us in statistical circuit analysis: high dimensionality, profound nonlinearity, stringent accura...

Amith Singhee, Rob A. Rutenbar

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	372	From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis	claim
2	254	An Aggregation-Based Algebraic Multigrid Method for Power Grid Analysis	claim
3	236	3DFFT: Thermal Analysis of Non-Homogeneous IC Using 3D FFT Green Function Method	claim
4	206	Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations	claim
5	203	Future Prediction of Self-Heating in Short Intra-Block Wires	claim
6	197	A Simple Flip-Flop Circuit for Typical-Case Designs for DFM	claim
7	187	High-Frequency-Measurement-Based Frequency-Variant Transmission Line Characterization and Circuit Modeling for Accurate Signal Integrity Verification	claim
8	182	Defect or Variation? Characterizing Standard Cell Behavior at 90nm and below	claim
9	179	Cross Layer Error Exploitation for Aggressive Voltage Scaling	claim
10	166	Reducing the Energy Consumption in Fault-Tolerant Distributed Embedded Systems with Time-Constraint	claim
11	165	On-Line Adjustable Buffering for Runtime Power Reduction
12	163	Variation Analysis of CAM Cells	claim
13	162	Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs	claim
14	160	On-Chip Inductance in X Architecture Enabled Design	claim
15	156	A New Method of Implementing Hierarchical OPC	claim
16	152	Variation Aware Timing Based Placement Using Fuzzy Programming	claim
17	151	Gate Level Statistical Simulation Based on Parameterized Models for Process and Signal Variations	claim
18	151	Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization	claim
19	150	A Design Methodology for Matching Improvement in Bandgap References	claim
20	148	On Accelerating Soft-Error Detection by Targeted Pattern Generation	claim
21	146	An Exploratory Study on Statistical Timing Analysis and Parametric Yield Optimization	claim
22	146	Parameter-Variation-Aware Analysis for Noise Robustness	claim
23	143	Assessing the Implications of Process Variations on Future Carbon Nanotube Bundle Interconnect Solutions	claim
24	141	OPC-Friendly Bus Driven Floorplanning	claim
25	140	Leakage-Conscious Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays	claim
26	136	Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS	claim
27	136	A Data-Driven Statistical Approach to Analyzing Process Variation in 65nm SOI Technology	claim
28	135	Design of a Window Comparator with Adaptive Error Threshold for Online Testing Applications	claim
29	135	MARS-S: Modeling and Reduction of Soft Errors in Sequential Circuits	claim
30	134	Challenges in Evaluations for a Typical-Case Design Methodology	claim
31	128	A Model for Timing Errors in Processors with Parameter Variation	claim
32	127	Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis	claim
33	127	Thermal vs Energy Optimization for DVFS-Enabled Processors in Embedded Systems	claim
34	125	Modeling of PMOS NBTI Effect Considering Temperature Variation	claim
35	124	Multi-Dimensional Circuit and Micro-Architecture Level Optimization	claim
36	123	General Block Structure-Preserving Reduced Order Modeling of Linear Dynamic Circuits	claim
37	120	Planar-CRX: A Single-Layer Zero Skew Clock Routing in X-Architecture	claim
38	120	A Test-Structure to Efficiently Study Threshold-Voltage Variation in Large MOSFET Arrays	claim
39	119	Optimizing Checking-Logic for Reliability-Agnostic Control of Self-Calibrating Designs	claim
40	116	MEMESTAR: A Simulation Framework for Reliability Evaluation over Multiple Environments	claim
41	114	Intelligent Random Vector Generator Based on Probability Analysis of Circuit Structure	claim
42	109	Variation Impact on SER of Combinational Circuits	claim
43	109	Virtual Channels Planning for Networks-on-Chip	claim
44	107	Recursive Function Smoothing of Half-Perimeter Wirelength for Analytical Placement	claim
45	106	Passive Modeling of Interconnects by Waveform Shaping	claim
46	104	A DOE Set for Normalization-Based Extraction of Fill Impact on Capacitances	claim
47	104	System Level Estimation of Interconnect Length in the Presence of IP Blocks	claim
48	97	Probabilistic Congestion Prediction with Partial Blockages	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers