Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors