Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems