Compiling for instruction cache performance on a multithreaded architecture