Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors