Controller Estimation for FPGA Target Architectures during High-Level Synthesis