Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits