Delay Evaluation of High Speed Data-Path Circuits Based on Threshold Logic