Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core