Dynamic power-performance adaptation of parallel computation on chip multiprocessors