Efficient exploration of on-chip bus architectures and memory allocation