CODES 2004 - PDF Preprint Papers

CODES 2004 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2004 Paper

click to vote

CODES
2004
IEEE

167views Software Engineering» more CODES 2004»

Analytical models for leakage power estimation of memory array structures

14 years 4 months ago

Download www.ics.uci.edu

There is a growing need for accurate power models at the system level. Memory structures such as caches, Branch Target Buffers (BTBs), and register files occupy significant area i...

Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt,...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	167	Analytical models for leakage power estimation of memory array structures	claim
2	162	A loop accelerator for low power embedded VLIW processors	claim
3	149	Benchmark-based design strategies for single chip heterogeneous multiprocessors	claim
4	147	Automatic synthesis of system on chip multiprocessor architectures for process networks	claim
5	144	Dynamic overlay of scratchpad memory for energy minimization	claim
6	143	A novel deadlock avoidance algorithm and its hardware implementation	claim
7	132	Low energy security optimization in embedded cryptographic systems	claim
8	132	Optimizing the memory bandwidth with loop fusion	claim
9	128	System-on-chip validation using UML and CWL	claim
10	124	Power analysis of system-level on-chip communication architectures	claim
11	118	Design and programming of embedded multiprocessors: an interface-centric approach	claim
12	112	RTOS-centric hardware/software cosimulator for embedded system design	claim
13	111	Multi-objective mapping for mesh-based NoC architectures	claim
14	110	Fast exploration of bus-based on-chip communication architectures	claim
15	110	CPU scheduling for statistically-assured real-time performance and improved energy efficiency	claim
16	109	Compiler-directed code restructuring for reducing data TLB energy	claim
17	109	Power-aware communication optimization for networks-on-chips with voltage scalable links	claim
18	105	Operation tables for scheduling in the presence of incomplete bypassing	claim
19	103	Efficient search space exploration for HW-SW partitioning	claim
20	103	Facilitating reuse in hardware models with enhanced type inference	claim
21	100	Hardware synthesis from coarse-grained dataflow specification for fast HW/SW cosynthesis	claim
22	93	Organic computing: on the feasibility of controlled emergence	claim
23	92	Power-performance trade-offs for reconfigurable computing	claim
24	89	Efficient exploration of on-chip bus architectures and memory allocation	claim
25	79	Tuning SoC platforms for multimedia processing: identifying limits and tradeoffs	claim
26	71	Memory system design space exploration for low-power, real-time speech recognition	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers