Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics