Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders