Flip-flop insertion with shifted-phase clocks for FPGA power reduction - Sciweavers

33

click to vote

more ICCAD 2005 ...

www.power-reduction.com

Tweet