Formal verification of analog circuits in the presence of noise and process variation