Functionally linear decomposition and synthesis of logic circuits for FPGAs