Gate-level power estimation using tagged probabilistic simulation