Hardware synthesis from guarded atomic actions with performance specifications