High-level synthesis for large bit-width multipliers on FPGAs: a case study