CODES 2005 - PDF Preprint Papers

CODES 2005 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2005 Paper

click to vote

CODES
2005
IEEE

263views Software Engineering» more CODES 2005»

Enhancing security through hardware-assisted run-time validation of program data properties

14 years 5 months ago

Download palms.ee.princeton.edu

The growing number of information security breaches in electronic and computing systems calls for new design paradigms that consider security as a primary design objective. This i...

Divya Arora, Anand Raghunathan, Srivaths Ravi, Nir...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	263	Enhancing security through hardware-assisted run-time validation of program data properties	claim
2	208	High-level synthesis for large bit-width multipliers on FPGAs: a case study	claim
3	170	Microcoded coprocessor for embedded secure biometric authentication systems	claim
4	167	CRAMES: compressed RAM for embedded systems	claim
5	166	Future wireless convergence platforms	claim
6	162	Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor	claim
7	156	Blue matter on blue gene/L: massively parallel computation for biomolecular simulation	claim
8	153	Rappit: framework for synthesis of host-assisted scripting engines for adaptive embedded systems	claim
9	153	Aggregating processor free time for energy reduction	claim
10	140	Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs	claim
11	136	The design of a smart imaging core for automotive and consumer applications: a case study	claim
12	134	Power-smart system-on-chip architecture for embedded cryptosystems	claim
13	134	Automatic network generation for system-on-chip communication design	claim
14	131	System-level design automation tools for digital microfluidic biochips	claim
15	131	Enhanced code density of embedded CISC processors with echo technology	claim
16	131	An efficient direct mapped instruction cache for application-specific embedded systems	claim
17	129	Retargetable generation of TLM bus interfaces for MP-SoC platforms	claim
18	129	Implementation of dynamic streaming Applications on heterogeneous multi-Processor architectures	claim
19	128	An architectural level design methodology for embedded face detection	claim
20	122	DVS for buffer-constrained architectures with predictable QoS-energy tradeoffs	claim
21	118	SOMA: a tool for synthesizing and optimizing memory accesses in ASICs	claim
22	117	Dynamic phase analysis for cycle-close trace generation	claim
23	117	Automated data cache placement for embedded VLIW ASIPs	claim
24	115	Shift buffering technique for automatic code synthesis from synchronous dataflow graphs	claim
25	115	A core flight software system	claim
26	113	Conflict analysis in multiprocess synthesis for optimized system integration	claim
27	113	Enabling unrestricted automated synthesis of portable hardware accelerators for virtual machines	claim
28	108	Comparing the size of .NET applications with native code	claim
29	108	Improving superword level parallelism support in modern compilers	claim
30	107	Key research problems in NoC design: a holistic perspective	claim
31	105	Hardware/software partitioning of software binaries: a case study of H.264 decode	claim
32	104	Memory access optimizations in instruction-set simulators	claim
33	103	Energy conscious online architecture adaptation for varying latency constraints in sensor network applications	claim
34	102	An integer linear programming approach for identifying instruction-set extensions	claim
35	102	Iterational retiming: maximize iteration-level parallelism for nested loops	claim
36	100	FIDES: an advanced chip multiprocessor platform for secure next generation mobile terminals	claim
37	96	Developing design tools for biological and biomedical applications of micro- and nano-technology	claim
38	95	Novel architecture for loop acceleration: a case study	claim
39	93	Future processors: flexible and modular	claim
40	93	FlexPath NP: a network processor concept with application-driven flexible processing paths	claim
41	92	Designing real-time H.264 decoders with dataflow architectures	claim
42	84	Efficient behavior-driven runtime dynamic voltage scaling policies	claim
43	80	A power estimation methodology for systemC transaction level models	claim
44	80	A cycle-accurate compilation algorithm for custom pipelined datapaths	claim
45	68	Satisfying real-time constraints with custom instructions	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers