High speed interface for system-on-chip design by self-tested self-synchronization