Improving the reliability of on-chip data caches under process variations