Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors