Instruction encoding synthesis for architecture exploration using hierarchical processor models