Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage