Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint