Limits on voltage scaling for caches utilizing fault tolerant techniques