Low power BIST design by hypergraph partitioning: methodology and architectures