Low power state assignment targeting two-and multi-level logic implementations