Methodology to achieve higher tolerance to delay variations in synchronous circuits