Miss reduction in embedded processors through dynamic, power-friendly cache design