Mitigation of intra-array SRAM variability using adaptive voltage architecture