Optimization of critical paths in circuits with level-sensitive latches