Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs