Performance-driven circuit partitioning for prototyping by using multiple FPGA chips