Petri net modeling of gate and interconnect delays for power estimation