Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh