3DIC 2009 - PDF Preprint Papers

3DIC 2009 IEEE International Conference on 3D System Integration

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed 3DIC-2009 Paper

click to vote

3DIC
2009
IEEE

279views Hardware» more 3DIC 2009»

Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits

14 years 7 months ago

Download www.ipack.kth.se

Abstract—Modeling parasitic parameters of Through-SiliconVia (TSV) structures is essential in exploring electrical characteristics such as delay and signal integrity (SI) of circ...

Roshan Weerasekera, Matt Grange, Dinesh Pamunuwa, ...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	279	Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits	claim
2	263	3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)	claim
3	258	A capacitive coupling interface with high sensitivity for wireless wafer testing	claim
4	184	Architectural evaluation of 3D stacked RRAM caches	claim
5	178	Investigation and comparison of thermal distribution in synchronous and asynchronous 3D ICs	claim
6	169	3-D memory organization and performance analysis for multi-processor network-on-chip architecture	claim
7	153	Junction-level thermal extraction and simulation of 3DICs	claim
8	146	A routerless system level interconnection network for 3D integrated systems	claim
9	142	Electrical-thermal co-analysis for power delivery networks in 3D system integration	claim
10	138	Wafer-scale 3D integration of InGaAs image sensors with Si readout circuits	claim
11	120	Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh	claim
12	106	Effect of resistance of TSV's on performance of boost converter for low power 3D SSD with NAND flash memories	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers