Physical synthesis of bus matrix for high bandwidth low power on-chip communications