Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks