Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects