Reversible logic circuit synthesis