Statistical timing verification for transparently latched circuits through structural graph traversal