Storage assignment during high-level synthesis for configurable architectures